[1]
Ul Alam, A., Majid, N. and Aditya, S. 2012. Layout Design of a 2-bit Binary Parallel Ripple Carry Adder Using CMOS NAND Gates with Microwind. Dhaka University Journal of Science. 60, 1 (Apr. 2012), 103–108. DOI:https://doi.org/10.3329/dujs.v60i1.10346.