(1)
Layout Design of a 2-Bit Binary Parallel Ripple Carry Adder Using CMOS NAND Gates With Microwind. Dhaka Univ. J. Sci. 2012, 60 (1), 103-108. https://doi.org/10.3329/dujs.v60i1.10346.