“Layout Design of a 2-bit Binary Parallel Ripple Carry Adder Using CMOS NAND Gates with Microwind”, Dhaka Univ. J. Sci., vol. 60, no. 1, pp. 103–108, Apr. 2012, doi: 10.3329/dujs.v60i1.10346.