Hardware implementation issues of turbo decoders
DOI:
https://doi.org/10.3329/bjsir.v47i3.13068Keywords:
SCCC, SOVA, PCCC, SISO, LLRAbstract
This paper gives a general overview of the implementation aspects of turbo decoders. Although the parallel architecture of the turbo code is emphasized, the serial concatenated convolutional codes for the turbo decoder are discussed too. Considering the general structure of iterative decoders, the main features of the soft input and soft output algorithm, which are the heart of a turbo decoder, are observed. The efficient parallel architectures of turbo decoders are shown which allow high speed implementation. Apart from these, implementation aspects like quantization issues and stopping rules to increase the throughput as well as an evaluation of the various turbo decoders are discussed. Finally, we suggest a number of solutions to overcome the implementation issues as well as the complexities without affecting the high throughput rate.
DOI: http://dx.doi.org/10.3329/bjsir.v47i3.13068
Bangladesh J. Sci. Ind. Res. 47(3), 327-332 2012
Downloads
104
83
Downloads
Published
How to Cite
Issue
Section
License
Bangladesh Council of Scientific and Industrial Research (BCSIR) holds the copyright to all contents published in Bangladesh Journal of Scientific and Industrial Research (BJSIR). A copyright transfer form should be signed by the author(s) and be returned to BJSIR.
The entire contents of the BJSIR are protected under Bangladesh Council of Scientific and Industrial Research (BCSIR) copyrights.
BJSIR is an open access journal, and articles are distributed under the terms of the Creative Commons Attribution-NonCommercial License (CC BY-NC) Creative Commons Attribution-NonCommercial 4.0 International License which allows others remix, tweak, and build upon the articles non-commercially, and although their new works must also acknowledge and be non-commercial, they dont have to license their derivative works on the same terms.